

Stacking Multiple Differential Pairs for a NEF<1 Amplifier aimed at Electroneurographic Signal Recording

Alfredo Arnaud, *Senior Member, IEEE*, Matías Miguez, *Member, IEEE*.
Universidad Católica del Uruguay
Av.8 de Octubre 2738, Montevideo-11600
aarnaud@ucu.edu.uy

Abstract— A low-noise, electroneurography (ENG) signal recording micro-power amplifier, for a single-channel implantable medical device, is presented. The amplifier is powered by a standard medical grade 3.7V_{nom} secondary battery, and stacks twelve differential pairs maximizing current-reuse and operating them close to saturation with a reduced V_{DS} . The amplifier was implemented in a 0.6 μm technology, with a total gain of $\sim 80\text{dB}$, 200Hz-4kHz bandwidth, and a current consumption of just 16.5 μA , with a measured input referred noise of 330nV_{rms} in the band of interest. This result corresponds to a Noise Efficiency Factor NEF=0.84, below the classic limit of 1. On the other hand, the die area of the amplifier is 6mm², because very large input transistors and decoupling capacitors are necessary to reduce flicker noise. Thus finally, chopper technique is proposed to reduce flicker noise without resorting to such huge transistors. A new version of the current-reuse amplifier was designed with $\sim 1/80^{\text{th}}$ gate and capacitor area, and almost the same NEF.

Index Terms—current reuse, low-noise, NEF, chopper, autozero

I. INTRODUCTION

NOISE efficiency factor (NEF) defined in [1] is the most widely accepted figure of merit to compare biomedical amplifier designs, having a classical limit of 1 corresponding to the ideal thermal noise of a single BJT.

$$NEF = V_{ni} \cdot \sqrt{I_{Tot}/(2\pi U_T kTB)} \quad (1)$$

where B , V_{ni} , I_{Tot} are the amplifier's bandwidth, input referred noise, total current consumption, respectively, $U_T \approx 26\text{mV}$ is the thermal voltage. The lowest reported NEF values for biomedical amplifiers were achieved using the current reuse technique [2,3,4,12,13] in all cases NEF is above 1. Most current-reuse amplifiers utilize just a complementary differential pair at the input where current from a PMOS differential pair is reused in a second NMOS differential pair. But once the current reuse technique is introduced, the classic NEF > 1 limit is just a milestone without a theoretical support. Recently the first amplifier with a measured NEF lower than 1 was reported in [5], achieved by stacking twelve differential pairs (6 complementary ones) reusing the same supply current. The latter is an electro-neuro-graph (ENG) amplifier for

implantable medical devices, aimed at solving a specific problem: to fully exploit the available battery power in a 3.7V_{nom} medical grade lithium secondary battery, without the aid of a DC-DC converter to reduce the supply voltage. It reuses the current from an amplifying pair into another from V_{DD} to GND in 12 stages. A scheme is shown in Fig. 1. The amplifier was fabricated in a 0.6 μm technology, it has a gain of almost 80dB, 200Hz to 4kHz bandwidth, a measured input referred noise of 330nV_{rms}, CMRR > 60dB, and a total current consumption of only 16.5 μA including the biasing circuitry. While the described amplifier exhibits to the authors' knowledge the lowest reported measured NEF, the developed circuit had a too large die area because very large transistors were necessary to make flicker noise contribution negligible. But complementary differential pair stacking is compatible with known circuit techniques to reduce low frequency noise, like autozero or chopper stabilization [6] allowing to drastically reduce the input transistor's and decoupling capacitors size. In this work firstly the amplifier in [5] is revised, providing some extra information. The main criticism that has been made to the circuit is its large area of 6mm² which is not compatible with dense multi-channel devices as necessary in some emerging applications. Since huge transistors were placed solely for the sake of reducing flicker noise [7], secondly a chopper version of the 12-pair stacking amplifier is presented including simulation results, reducing almost two orders of magnitude the occupied area while preserving a NEF < 1.

II. A BIOMEDICAL AMPLIFIER WITH A NEF = 0.84

The proposed amplifier has 4 different cascaded stages, but the input stage is the most important, the only one implemented with the stacked pairs technique, consuming 75% of the current budget. A scheme of the amplifier and the input stage stacking six complementary differential pairs are shown in Fig. 1. Each stacked complementary differential pair are named A to F, all of them sharing the same supply current $I_{Bias} = 10\mu\text{A}$. The input transistors in Fig. 1 are sized $W_{1,4}/L_{1,4} = 2000\mu\text{m}/4\mu\text{m}$ to operate in weak inversion (WI) and were calculated as large so that the integrated contribution of flicker noise results low in comparison to that of thermal noise in the band of interest. Poly-

The differential pair stacking technique is very efficient: the $4N$ input transistors amplify the input signal in a cooperative way, but the $4N$ transistors introduce non-correlated noise to the circuit; also most of the energy is dissipated in the input transistors that amplify and not in mirror or bias transistors. In the case of thermal noise, the input referred noise is:

$$S_{Vin}(f) = \frac{\sum S_{Ix}(f)}{(\sum g_{mx}/2)^2} \approx \frac{4N \cdot S_{Ix}(f)}{(2N \cdot g_m)^2} \approx \frac{\gamma nkT}{Ng_m} \quad (2)$$

Where g_m is an input average transconductance, and $S_{Ix} = \gamma nkTg_m$ is the thermal noise current PSD of by each input transistor.

III. CHOPPER PAIR-STACKING AMPLIFIER

Very large input transistors were placed in the previous section, calculated to minimize the impact of the integrated flicker noise. But also, very large 70pF input decoupling capacitors are necessary because of the capacitive divider between C_{ij} and the gate-source(drain) parasitic capacitances C_{GSi} , (C_{GDi}), that is also enhanced by the Miller effect [5]. The effective small signal gate voltage of each input transistor is:

$$v_{Gij} = v_{In+(-)} \cdot \frac{C_{ij}}{C_{ij} + C_{GSi} + (G_j - 1)C_{GDi}} \quad (3)$$

$G_j \approx 16$ is the gain of a single complementary pair stage. Thus, a very large $C_{ij} = 70\text{pF}$ was necessary so as not to significantly attenuate v_{In} because C_{GSi} , C_{GDi} are too large in a $W_{1-4} = 2000\mu\text{m}$ transistor. To reduce the amplifier's die area, it is possible to introduce either chopper or autozero techniques to reduce flicker noise and lift the restriction of using so large input transistors. The autozero technique was briefly discussed in [11] but because of the inherent noise aliasing [6], it will not allow to reach the lowest NEF. Chopper instead, is essentially a continuous time technique thus is not affected by aliasing. A scheme of the proposed chopper amplifier stacking also 12 differential pairs is shown in Fig. 6. A classic 4-transistor MOS modulator is connected at the input (transistors are sized $20\mu\text{m}/0.6\mu\text{m}$) and at the output of each complementary pair, a second (de)modulator changes the sign of the output to the summing stage, resembling the chopper in [10]. These latter output demodulators are either PMOS or NMOS depending on the DC level. The modulating frequency is $f_{ch} = 20\text{kHz}$. The input stage is almost the same in Fig.1 but much smaller $W_{1-4}/L_{1-4} = 200\mu\text{m}/1.2\mu\text{m}$ transistors were selected, as well as only $C_i = 1\text{pF}$ decoupling capacitors. Also, apart from the floating diodes, a switched resistor is used to allow the input gate nodes to converge faster to their DC regime voltage. Finally, also the summing stage decoupling capacitors should be drastically reduced. The problem here is to avoid attenuation if C_2 is large, but also C_2-R_2 sets the high pass frequency that shall be low. A solution is provided in Fig. 6 where the resistors R_2 in Fig. 2 where substituted by a MOS pseudo-resistor with an equivalent value in the $G\Omega$ order [9]. While this structure can be quite non-linear, its objective is just to set the DC bias of the operational amplifier OA_2 input not substantially affecting the gain.




Fig. 2. Stages 2, 3, and 4. Stage 2 adds the 6 outputs of the input stage.




Fig. 3. Montecarlo simulation of the overall gain (4 stages).




Fig. 4. Microphotograph of the IC (left) and noise measurement setup (right).




Fig. 5. Measured gain and input referred noise voltage (continuous lines) and calculated input referred noise (dashed line).

IV. CONCLUSIONS

In this work, a low-noise ENG signals recording amplifier was presented, it is powered by a $3.7V_{nom}$ battery, and along this supply voltage stacks twelve differential pairs maximizing the supply current reuse. The amplifier was fabricated in an isolated $0.6\mu m$ technology and tested, with a measured NEF = 0.84 below the classic limit of 1, a total gain of $\sim 80dB$, $\sim 200Hz$ - $4kHz$ bandwidth, and $16.5\mu A$ current consumption. A challenge to overcome is to reduce the die area of the amplifier - $6mm^2$ - without increasing the effect of flicker noise. The chopper technique was proposed to implement a reduced area embodiment of the first amplifier, still stacking 12 differential pairs, but modulating/demodulating the input signal @ $20kHz$ to push the flicker noise components out of the band of interest. The new version of the current-reuse amplifier utilizes $W/L = 200\mu m/1.2\mu m$ input transistors and $C_{ij} = 1pF$ decoupling capacitors (in comparison to $2000\mu m/4\mu m$ input transistors and $70pF/35pF$ decoupling capacitors of the first version). The chopper amplifier was simulated, showing no major changes in performance in comparison to the much larger non-modulated version, and almost the same NEF.

REFERENCES

- [1] Steyaert, M., Sansen, W.: "A micropower low-noise monolithic instrumentation amplifier for medical purposes", *IEEE J. Solid-State Circuits*, 22, (6), pp. 1163–1168, 1987.
- [2] D. Hang, et al.: "A 0.45V 100-Channel Neural-Recording IC with Sub- μW /Channel Consumption in $0.18\mu m$ CMOS", *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Techn. Papers*, pp.290-291, 2013.
- [3] Liu, L.: "800 nW 43 nV/ \sqrt{Hz} neural recording amplifier with enhanced noise efficiency factor", *Electron. Lett.*, vol.48-9, pp.479-480, 2012.
- [4] Johnson, B., Molnar, A.: "An Orthogonal Current-Reuse Amplifier for Multi-Channel Sensing", *IEEE J. Solid-State Circuits*, vol.48-6, pp. 1487–1496, 2013.
- [5] M. Miguez, J. Gak, A. Arnaud, A. Oliva, P. Julián, "A current-reuse biomedical amplifier with a NEF < 1" *Analog Integrated Circuits and Signal Processing*, vol.95, pp. 283–294, 2018.
- [6] C.C. Enz, G.C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization" *Proceedings of the IEEE*, vol.84-11, pp.1584–1614, 1996.
- [7] A. Arnaud, C. Galup-Montoro, "Consistent noise models for analysis and design of CMOS circuits", *IEEE Trans. Circ. and Systems II*, vol.51-10, 1909–1915, 2004
- [8] M. Miguez, J. Gak, A. Oliva, A. Arnaud, "Active current mirrors for low-voltage analog circuit design", *Circuits, Systems, and Signal Processing*, vol. 36-12, pp.4869–4885, 2017.
- [9] R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," *IEEE J. Solid-State Circuits*, vol. 38-6, pp. 958-965, 2003.
- [10] A. Arnaud and M. R. Miguez, "On the Evaluation of the Exact Output of a Switched Continuous-Time Filter and Applications," *IEEE Trans. Circuits and Systems I: Reg. Papers*, vol. 55-6, pp. 1421-1429, July 2008.
- [11] Matias Miguez, "Amplificadores de muy bajo ruido y mínimo consumo de energía, para aplicaciones médicas implantables." Phd Thesis, Universidad Nacional del Sur, November 2016.
- [12] M. Rezaei, et al.: "A Low-Power Current-Reuse Analog Front-End for High-Density Neural Recording Implants," *IEEE Trans. Biomed. Circuits Syst.* vol. 12-2, pp. 271-280, 2018.
- [13] L. Shen, N.Lu, N.Sun: "A 1-V 0.25- μW Inverter Stacking Amplifier With 1.07 Noise Efficiency Factor", *IEEE J. Solid-State Circuits*, vol.53-3, pp.896-905, 2018.




Fig. 6. A scheme of the proposed chopper version of the amplifier in Fig.1.




Fig. 7. Transient simulation of the output of a single complementary differential input stage (1 of 6), for $1kHz, 40\mu V_{pp}$ input and $f_{ch}=20kHz$.




Fig. 8. Simulated transfer function of the chopped version of the amplifier, each point is the result of a transient simulation, and the chopper frequency $f_{ch}=20kHz$.